ABSTRACT In this paper, a novel multiobjective control strategy for the three-phase quasi Z-source inverter (q-ZSI) is proposed. A sliding mode control (SMC)-based controller is proposed to regulate inductor current through shoot-through ratio, and DC-link voltage reference is considered as an additional control input to keep q-ZS network capacitor voltage at a desired constant level. The load current is regulated by a proportional resonant controller whose output is then divided by DC-link voltage reference to obtain a modulation signal. With these three control inputs, the system is no longer underactuated, thus to eliminate probable steady-state error, which always happens in the underactuated system. The SMC-based controller for inductor current has the advantages of easy implementation, strong robustness, fast response, and low current ripple. The capacitor voltage is kept constant by the proportional integral-based variable DC-link voltage reference theme with negligible steady-state error and load current is pure sinusoidal with low THD. Simulations and experimental results both verify the effectiveness of the proposed control strategy.
I. INTRODUCTION
The topologies of power electronic converter topologies for renewable-energy-source-based application mainly include single-stage converters (DC/AC), and dual-stage converters (DC/DC/AC) [1] . Among single-stage converters, the Z-source inverter is a competitive topology and first proposed in [2] , however, it has several drawbacks; namely the input current is discontinuous in the boost mode and the capacitors must sustain a high voltage [3] . To overcome these drawbacks, quasi-Z-source inverter (q-ZSI) is proposed in [3] , which has drawn much attention due to the buck-boost ability, lower switching devices count, improved reliability by allowing shoot-through (ST) state, continuous input current and reduced capacitor voltage stress [4] - [7] . However, unlike dual-stage converters, where the control of capacitor voltage and output voltage or current are decoupled, for example, the capacitor voltage is always regulated by front-end DC/DC converter, and the output voltage or current is controlled by back-end DC/AC converter [8] , the q-ZSI control is no easy work because it incorporates the above two tasks in a single step, which is controlled by modulation index and ST ratio simultaneously to obtain the final switching signals, and this shows strong coupling.
The control objectives of q-ZSI mainly include q-ZS network inductor current control, q-ZS network capacitor voltage control, and load current or voltage control, etc [9] - [12] . Most existing literatures take ST ratio and modulation index as control inputs to achieve desired control goals. For example, Zhou et al. [9] proposed a proportional integral (PI) and proportional resonant (PR) based control strategy to regulate capacitor voltage, suppressed input double-frequency ripple for q-ZS network inductor current and produced sinusoidal for grid current. In [10] , maximum power point tracking, grid power and battery charging balance are obtained based on PI and PR theme. It is always required to achieve multiobjective control in q-ZSI, such as regulation of q-ZS network inductor current, capacitor voltage and load current at the same time [4] , however, there are three control objectives and only two ones are the control inputs, which means that this system is underactuated, so it is hard to achieve the above three control goals with satisfactory performance. A cascade control structure in proposed in [13] . Liu et al. [13] proposed a discrete-time average model-based predictive control for q-ZSI, in which both of inner loop and outer loop were designed based on predictive model of q-ZSI, and it achieved fast response and strong robustness.
In [14] , capacitor voltage is regulated by PI controller in the outer loop, whose output is then regarded as inductor current reference and fed to the sliding mode control (SMC) based inner loop for inductor current regulation. Model predictive control (MPC) is a promising control strategy when dealing with multiobjective control goal in power electronics. By adding two extra items in cost function, Mosa et al. [4] proposed a predictive control strategy for three-phase q-ZSI to achieve multiobjective control. Bayhan et al. [1] and [11] extended this method to four-leg inverters, and the same goal was obtained. Nevertheless, the above short-horizon MPC is not always effective, especially when applied to complex systems such as q-ZSI [12] , a longer prediction horizon is adopted, and branch-and-bound strategy with a move blocking theme is utilized to ease computational burden. In [7] , computational burden is reduced by using the inductor current subcost function which selects either the ST case or the non-ST case, and the number of weighting factor decreases from two to one, which simplifies the tuning of weighting factor. However, the above MPC strategies, regardless of whether it is optimized or not, suffers from some drawbacks, i.e., high computational burden, variable switching frequency and unavoidable work of tuning weighting factors.
SMC is one of the nonlinear and robust control approaches [8] . SMC is well-known for its distinguished features, such as easy implementation, strong robustness to parameter uncertainties and external disturbance, and has been successfully applied in power electronics [15] . Liu et al. [16] introduced an integral SMC based strategy to regulate the battery charging current for unbalanced power compensation between the renewable energy and load. Shinde et al. [17] utilized SMC to control q-ZS network capacitor voltage. Zakipour et al. [14] proposed a sliding mode based inner loop control strategy for grid-connected Z-source inverter. Despite the above advantages, chattering phenomenon caused by discontinuous control law and frequent switching action near sliding surface [18] are the major obstacle for SMC, because it results in variable and high switching frequency, increased power losses, and high electromagnetic compatibility noises [19] . According to [20] , two major causes for chattering are unmodeled dynamics with small time constant and utilization of digital controllers with finite sampling rate. Several methods are proposed to reduce chattering. In [21] , the signum function is replaced with a saturated function inside a boundary layer to reduce chattering. However, the signum function is used to compensate for unknown disturbance, whose upper bound is unknown, so the robustness of system is deteriorated due to saturated function. Observers are used in [22] - [25] to estimate bound of unknown disturbance and a small switching gain can be adopted, thus a reduced chattering is achieved. Besides, in [26] , a state-dependent variable switching gain is proposed to alleviate chattering. A large gain is used when system state is far away from sliding surface and a small one is used when system state is near sliding surface. By transferring the discontinuous control action to the continuous control action using higher order derivatives of the control input, second order SMC is utilized in [27] , which effectively reduces chattering. As mentioned in [19] , chattering can also be reduced by appropriately choosing switching gain, and this paper adopts this method. In this paper, inductor current is regulated by SMC with an appropriate switching gain, which achieves easy implementation, fast response, strong robustness, and lower current ripple.
It is difficult for just two control inputs (ST ratio, modulation index) to realize three control objectives. Typically, the modulation signal is directly obtained from the corresponding controller. For example, in [16] , the load voltage controller directly outputs modulation signal. This scheme is enough when only the regulation of output voltage or current is required, but which brings problems when multiobjective control goals are desired, since the system is underactuated. By analyzing the relation between modulation signal and capacitor voltage, it is found that DC-link voltage reference can be changed from the conventional constant value to a variable value, which is then regarded as an additional control input. A PI based variable DC-link voltage reference theme is used to keep the capacitor voltage at a desired constant level. Hence, the major contributions of this paper are as follows
1) The derivation of SMC based controller for inductor current, stability analysis based on Lyapunov theorem and switching gain selection are presented. The designed SMC based controller achieves easy implementation, strong robustness, fast response, and lower current ripple.
2) Modulation signal is now divided into two parts, the required output voltage and DC-link voltage reference. By analyzing the relation between capacitor voltage and DClink voltage reference, DC-link voltage reference is now changed from a constant value to a variable value, adding another control freedom and making the system no longer underactuated.
3) A PI based variable DC-link voltage reference theme is proposed for capacitor voltage control.
Step by step procedures for tuning the controller parameters are also presented and multiobjective control is achieved. This paper is organized as follows. In Section II, the statespace model of q-ZSI is derived. Section III gives the proposed control strategy. Parameter selection and simulations are demonstrated in Section IV. Section V presents experimental verifications. Finally, some conclusions are drawn in Section VI.
II. MATHEMATICAL MODEL OF QZSI
The power circuit configuration of three-phase q-ZSI is shown in Fig. 1 . q-ZS network consists of two inductors, L 1 and L 2 , two capacitors, C 1 and C 2 , and a diode D. The output of q-ZS network is connected to a conventional three-phase inverter with balanced resistance-inductance (RL) load, and the resistance is R 1 and the inductance is L 1 . V g is the input DC voltage source. i L1 , i L2 are the currents in L 1 and L 2 . v C1 , v C2 is the voltage on C 1 and C 2 . i abc is the output RL load current. v pn is the DC-link voltage for three-leg inverter. i inv is the input current to the three-phase inverter. And in this paper we assume a symmetric q-ZS network, that is Fig. 2(a) . The three-leg inverter is illustrated as a current source. Inductor L 1 current and capacitor C 1 voltage can be derived as,
where i inv is the input current to the three-phase inverter, and which is equal to i load in this state as shown in Fig. 2 (a). i inv is directly related to the current switching state and load current. Let the integer variables S a , S b , S c ∈{0, 1} denote the switch position in each phase leg, S i = 1 (i ∈{a, b, c}) means that the upper switch of phase i is closed while the lower switch is opened. S i = 0 (i ∈{a, b, c}) means that the upper switch of phase i is opened while the lower switch is closed. So i inv can be written as
where i a , i b , i c are the three-phase load currents of q-ZSI.
B. NULL STATE
During null state, the equivalent circuit is depicted in Fig.  2 (b). So inductor L 1 current and capacitor C 1 voltage can be expressed as, 
C. ST STATE
During ST state, diode D is turned off because of the reverse voltage imposed by C 1 and C 2 . The equivalent circuit in ST state is shown in Fig. 2(c) . In this state, the following equations are obtained,
It is assumed that the switching period is T s , and ST state and active state time interval in one switching period are uT s (0 < u < 1) and dT s (0 < d < 1) respectively, then u is the so-called ST ratio. It is worth to mention that the sum of u and d should not exceed 1. Since q-ZS network is symmetric, according to [1] ,
So state space average model can be derived as,
As for the three-phase inverter, the output voltage, as they appear across the output of the inverter, are given by
where, i ∈{a,b, c}. Then, the inverter output phase voltage is
where, i ∈{a,b, c}, v no = −(v an +v bn +v cn )/3 is commonmode voltage. By using the Clarke transformation, the threephase abc system is transformed into independent αβ coordinate system. So the three-phase inverter model can be expressed as
where i α ,i β and v α , v β are the Clarke transform results of i a , i b , i c and v ao , v bo , v co , respectively.
III. PROPOSED CONTROL STRATEGY A. SMC FOR INDUCTOR CURRENT
In general, SMC design can be divided into two steps, the first step is to choose the sliding-mode surface, and the next step is to design the control input, such that the system trajectory is forced toward the sliding-mode surface, which ensures the system to satisfy the sliding-mode reaching condition that is expressed as follows:
where s is the sliding-mode surface. In this paper, the sliding surface is defined as follows:
where i L1ref is the inductor current reference. The control input, in this case, ST ratio needs to be derived so that the system state reaches sliding-mode surface. According to [19] , although the discrete control input shown as follows can be utilized, it will lead to large chattering.
So the control input which is made up of an equivalent control law and a discrete term will be adopted in this paper. First, the equivalent control law is obtained by setting s'=0,
where u eq is the so-called equivalent control law. Since the output power is constant, i L1ref is constant, and its derivate is zero. In the following analysis, the term Li L1ref is neglected.
There is unknown disturbance existing in the system, such as unmodeled dynamics and parameter deviation, a discrete term -Qsgn(s) is added in u, which compensates for unknown disturbance and improves the system robustness. So the final control input u is
where Q is the so-called switching gain, that is a positive number. Generally, a large Q can be chosen to improve system robustness, however, much larger Q will lead to much larger chattering, and this result is undesirable. So an appropriate value of Q is necessary for SMC design. Furthermore, Q will influence the ST ratio, which means that large inductor current ripple will be observed if a large Q is selected. Assuming (6) with unknown disturbance as follows:
where ϕ is the unknown disturbance, that is mainly consist of unmodeled dynamics and parameter deviation. Suppose ϕ is bounded, that is |ϕ| max < ξ . Choosing Lyapunov function V = (1/2)s 2 , and taking the derivative of it along system (15), yields
To guarantee sliding condition, the following condition satisfies,
From (17), the Q parameter is selected with respect to the upper bound of unknown disturbance. Although Q can be selected as a large value to improve system robustness, In this paper, Q is selected based on simulations. Several different values of Q are performed in the simulations, and Q = 0.05 is chosen against any unmodeled dynamics and parameter deviation, and verified by experimental results.
Furthermore, according to [16] , u should be limited to 0.4,
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B. VARIABLE DC-LINK VOLTAGE REFERENCE THEME
Typically, the controlled variables in q-ZSI are regulated by two control inputs, ST ratio u and modulation index. For example, the battery charging current and output voltage are regulated through ST ratio and modulation index in [16] , respectively. However, it is required to keep capacitor voltage at a desired level. Since there is no more control input, [16] To show that DC-link voltage reference can be taken as an additional control input, it is necessary to show the impact of DC-link voltage reference on capacitor voltage. To gain more insight, PWM strategy used in this paper is indicated in Fig. 3 . Without loss of generality, it is assumed that the output phase voltage reference signals meet v ao > v bo > v co , a switching sequence and placement are depicted in Fig. 3 . ST time is grouped into one part and placed at the center of one carrier period. λ i (i ∈{a, b, c}) , λ ST are the reference signals used for switching signal generation. According to (6) , only di inv during active state is related to capacitor voltage. To get the relation between DC-link voltage reference and di inv , we define
, i ∈ {a, b, c}
It is worth to mention that u is added to λ i for ST state generation. According to Fig. 3 , i inv and the corresponding time interval in active state ''100'' are
While in active state 110, i inv and the corresponding time interval are
From (19), (20) and
As indicated in (6) and (22), voltage on C 1 is not only related to i L1 but also di inv , and to be more specifically, v io (i ∈{a, b, c}) and DC-link voltage reference v pnref . In [16] , m i is obtained through the PI controller of output voltage, given system is in steady state, v io (i ∈{a, b, c}) and i i (i ∈{a, b, c}) are determined by the PI controller, however, v pnref is not defined. Different v pnref will change the charged and discharged energy in capacitor in a sampling period, thus result in capacitor voltage uncertain. From (6) and (22), if load currents i a , i b , i c are fixed, then capacitor voltage will be higher when a larger DC-link voltage reference is selected, and vice versa. This verifies the possibility of DClink voltage reference to be used as an additional control input to regulate capacitor voltage. Since the relation between capacitor voltage and v pnref is highly nonlinear, the state space equation between capacitor voltage and v pnref is hard to obtain, SMC is not suitable for this case. Considering the above issues, this paper proposes a PI controller for capacitor voltage regulation, as shown in Fig. 4 , where v C1ref and v C1 are reference and measured capacitor voltage, and v pnref is the variable DC-link voltage reference. k pc and k ic are the proportional and integral gain of PI controller, and a saturation part is included. v pnref is variable that will be changed with different capacitor voltage reference setting.
The overall control block is indicated in Fig. 4 . It can be seen from Fig. 4 , load current reference i abcref and measured load current i abc are sent to PR controller, then PR controller outputs the required voltage signals v αβ , and it is transformed back to three phase abc system and output phase voltages v abc are obtained, which is then divided by v pnref /2 to get modulation signal m i .
IV. SIMULATION RESULTS
Simulations are carried out in MATLAB/SIMULINK. The similar system parameters in [7] are utilized and detailed descriptions are shown in Table I . In the simulation, during 0-0.5 s, the system power rating is set to be 70 W, thus inductor current reference is 1 A, and the magnitude and frequency of load current is 1.76 A and 50 Hz. Capacitor voltage reference is 90 V. At 0.5 s, the system power rating changes from 70 W to 140 W, so inductor current reference and the magnitude of load current are changed to 2 A and 2.5 A, respectively. Besides, the capacitor voltage reference changes from 90 V to 110 V in order to verify the variable DC-link voltage reference theme.
A. CONTROLLER PARAMETERS DESIGN
The proposed control strategy has three parallel controllers, and there are six controller parameters, i.e. Q, k pc , k ic , k pi , k ri , ω c are to be determined, so it is worth to mention the tuning procedure of controller parameters.
1) DC-link voltage reference is set to be constant, i.e. 50 V in this case, then the load current PR controller parameters k pi ,k ri , ω c and inductor current SMC parameter Q are tuned. First, the PR controller parameters presented in [22] are adopted. Second, based on Section III (A), switching gain Q is the only parameter to be tuned for SMC. Q is selected based on simulation. Several different values of Q are performed. current ripple under different Q. Considering the response time and current ripple, Q = 0.05 is selected.
2) As indicated in Fig. 5 , if dc-link voltage reference is constant, capacitor voltage will be undetermined under different situations. So variable dc-link voltage reference theme is needed to regulate capacitor voltage. Because the relationship between DC-link voltage reference and capacitor voltage is highly nonlinear, the PI controller parameters k pc , k ic are designed based on Ziegler-Nichols rules mention in [29] , and the initial parameters are adjusted slightly to get the final PI controller parameters. Several different values of k pc , k ic are chosen and simulation results are presented in Fig. 6 . Considering the response time and overshoot of capacitor voltage, k pc =8 and k ic =0.01 are selected.
3) To verify the system robustness, q-ZS network inductance is changed to 5 mH and 7 mH. The same controller parameters are used in simulation under same operation condition, and simulation results are depicted in Fig. 7 . Both inductor currents track reference well, and as inductance changes to 5 mH, the inductor current ripple is 0.40 A and response time is 1.2 ms, and as inductance changes to 7 mH, the inductor current ripple is 0.30 A and response time is 1.5 ms, so robustness of the system is verified.
For better demonstration, controller parameters are listed out in Table III . To further verify the effectiveness of the proposed control strategy, a comparison between the proposed control strategy and MPC in [7] is given to assess the performance. The simulation results of both control strategies from 0.46 s to 0.56 s are depicted in Fig. 8 . Fig. 8 shows inductor current, capacitor voltage, load current, and harmonic spectrum of load current through the proposed control strategy and MPC proposed in [7] . For the proposed control strategy, it can be observed that inductor current tracks the reference step change very fast, roughly about 1.2 ms, and the current ripple is about 0.40 A. However, the current ripple of MPC in [7] is much higher, roughly about 1 A. This is because the MPC only selects between the ST state and non-ST state. When the sampling period (78.125 µs in this case) is not small enough, the current ripple will be high. As for capacitor voltage, steady-state error is almost 0, however, the measured capacitor voltage tracks the reference in 0.04 s, which is slower than MPC (0.02 s). Moreover, the right half plane (RHP) zero [7] phenomenon disappears, when capacitor voltage reference changes from 90 to 110 V. This is because capacitor voltage is related to both output current and DC-link voltage reference, capacitor voltage will not drop when output current reference increases if DC-link voltage reference increases, which means a smaller di inv . The load current tracks the reference value in both cases, but the THD in the proposed control strategy (1.32%) is much lower than MPC (8.97%) in [7] . It is worth to mention that the proposed control strategy has three parallel control loops, while MPC has only one single loop, so the proposed control structure is complicated than MPC. Besides, there are six controller parameters are to be tuned, but there should be no problem with the above procedures. Moreover, both control strategies are programmed in Code Composer Studio (CCS) to gain more insight on the computational burden. The execution time of proposed control strategy is 15.68 us (including modulator). As for MPC [7] , the execution time of ST case and non-ST case are 4.24 µs and 28.00 µs. As mentioned in [7] , every ST period is followed by two non-ST period, so the average execution time of MPC is 20.08 us. Compared to MPC [7] , the proposed control strategy does not increase any computational burden. The comparisons between the two controllers are listed out in Table IV. To better understand the proposed control strategy, Fig. 9 shows the switching function, ST ratio, DC-link voltage reference, and DC-link voltage. According to Fig. 9 , the switching function always tends to be zero regardless of it is positive or negative, which verifies that the sliding mode reaching condition is satisfied. The ST ratio initially is between 0.14-0.22, and then changes between 0.23-0.3. Since the inductors L 1 , L 2 are charged by DC input voltage source, and capacitors C 1 , C 2 in ST state, ST ratio is raised to increase inductor current. From Fig. 9 , it can be seen that DClink voltage reference is 46 V before 0.5 s, and increases to 66 V after 0.5 s. Since capacitor voltage reference increases and high load current is required, di inv should be reduced and then a larger DC-link voltage reference is obtained by PI controller. Besides, DC-link voltage is well controlled even though there are high pulsations in ST ratio.
V. EXPERIMENTAL RESULTS
An experimental setup (see Fig. 10 ) is built in laboratory to demonstrate the feasibility of the proposed control strategy. The circuit parameters are chosen to be the same as simulations (see TABLE I ) and the sampling period is also 78.125us. As shown in Fig. 10 , in the q-ZS network, two GT-ACL-0016 inductors, DSEI60-12A diode and two k50-27 capacitors are selected. For the inverter, six 2MBI200U4H-170 IGBTs are chosen. ZMCT101B, a hall sensor and HCPL7840 are used to sample the load current, inductor current and capacitor voltage, respectively. Sampled data is then sent to TMS320F28069 floating-point digital signal processor to implement the control algorithm in CCS. Moreover, YOKOGAWA DL850E with 4 channels available is used to display experiment data.
To show performance of the proposed control strategy, several experiments are conducted. To demonstrate steady state behavior, inductor current reference and capacitor voltage reference are set to 1 A and 90 V, with input voltage equaling to 70 V. Since the power loss is inevitable, it is worth to mention that magnitude of load current is set to 1.4 A, unlike 1.76 A in simulation. Fig. 11 shows the results of this situation. From Fig. 11 , it can be seen that capacitor voltage is kept constant of 90V, output current is sinusoidal with negligible distortion and its magnitude is 1.4 A. For inductor current, the root mean square value is 0.97 A, which is consistent with reference. But there are current ripples in it, this phenomenon can be explained in two ways. First, from the PWM perspective (see Fig. 3 ), in one carrier period, the inductor is discharged in the non-shoot-through state and charged in the shoot-through state, so inductor current ripples exist. Second, inductor current is related to ST ratio, and ST ratio is the output of SMC, which means ST ratio is chattering. To further illustrate this behavior, ST ratio in one modulation wave period (0.2 s) is shown in Fig. 12 . It is obtained through the graph export functionality in CCS. Since the sampling period is 78.125 us, there are 256 points in Fig. 12 . As depicted in Fig. 12 , ST ratio switches between about 0.16 and 0.24. Due to the voltage loss on power semiconductors and other circuit components, it is a bit higher than the range of 0.13 to 0.23 in simulation. This also introduces ripples in inductor current. Besides, there are voltage spikes in input DC voltage. This is caused by the parasitic parameters and is also observed in [30] . Fig. 13 shows line voltage v ab and load current of phase A, B. Phase A current leads phase B current by 0.66 ms (2π/3 for 50Hz). Only two current probes are available, so the currents of phase A and phase B are measured, however, since sum of three phase current equals to zero, it is no doubt that output current is well balanced. Furthermore, a zoomed view of DC-link voltage, capacitor voltage and inductor L 1 , L 2 currents are given in Fig. 14 to see the detailed behavior of q-ZSI in one carrier period. As indicated in Fig. 14 , during one carrier period, v pn is 108V initially, and decreases to 0 V during ST state, and finally gets back to 108 V, this accords to PWM theme in Fig. 3 . Since there are no dead band and the upper and lower switches of the same phase leg happens to turn on simultaneous during switching states transition, voltage sag occurs even if it is not in ST state. Besides, inductor current behavior is consistent with the analysis before, decreases in non-ST state and increases in ST state. To show the tracking capability of the proposed technique, another value of capacitor voltage is used to be 110 V and inductor current has a step change from 1 A to 2 A, output current magnitude increases from 1.4 A to 1.9 A as indicated in Fig. 15 . It is evident that inductor current and load current track the reference very fast, however, capaci- tor voltage response is slightly slower. Moreover, it can be noticed that ripples of input current increase. From above analysis, ripples are related to PWM theme, so as power rating increases, the charged and discharged energy of inductor in one carrier period are larger, which leads to higher ripples for the same inductor.
VI. CONCLUSION
This paper proposes a novel multiobjective control strategy for three-phase q-ZSI. It is composed of three parallel controller, and each of them has its own control goal and is independent of the others. For inductor current regulation, a SMC based controller with stability proof and parameter selection is proposed. For load current, a PR controller is adopted. By analyzing the relation between capacitor voltage and DC-link voltage reference, a PI based variable DC-link voltage reference theme is used to keep capacitor voltage at a desired constant level. A comparison is done between the proposed control strategy and MPC by simulations. The simulation results show that the inductor current controller has the advantages of easy implementation, strong robustness, fast response and lower current ripples, and the load current controller produces high quality load current with small THD. As for capacitor voltage, the response is slightly slower, but still in an acceptable range. The proposed control strategy is complicated than MPC, but the computational burden is still lower than MPC. Experiments are done in laboratory and the experimental results is consistent with the simulation results, which further verifies the feasibility and effectiveness of the proposed control strategy.
